Synopsys, Inc. today announced a new suite of embedded memory test and repair features for its DesignWare STAR Memory System solution to enable increased test coverage and faster power-on initialization for high-performance automotive, mobile and cloud computing system-on-chips (SoCs). With these new features, designers can achieve a 10x reduction in repair time by eliminating extra cycles and testing only faulty memories. The STAR Memory System includes enhanced hardware and test algorithms to detect and correct a wide variety of dynamic faults prevalent in advanced process technologies, including 7-nm FinFET, both in production test and in the field. In addition, its error correcting code (ECC) compiler mitigates the impact of soft errors by calculating the memory failures in time (FIT) rate, enabling designers to improve the reliability of their systems.
“With the increasing amounts of SRAM memory required in today’s applications, integrating an efficient test and repair solution can accelerate timing closure and improve system reliability and performance,” said John Koeter, vice president of marketing for IP at Synopsys. “The new capabilities in the DesignWare STAR Memory System significantly reduce repair time and improve reliability of SoCs.”
Synopsys, 185 Berry St #6500, San Francisco, CA 94107; (415) 321-5200.
Leave a Reply