• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • Automotive
    • Connectivity
    • Consumer Electronics
    • Industrial
    • Medical
    • Security
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Videos
    • TI Microcontroller Videos
  • EE Resources
    • DesignFast
    • eBooks / Tech Tips
    • FAQs
    • LEAP Awards
    • Podcasts
    • Webinars
    • White Papers
  • EE Learning Center
    • Design Guides
      • WiFi & the IOT Design Guide
      • Microcontrollers Design Guide
      • State of the Art Inductors Design Guide

Memory accelerator SoC solves memory capacity/bandwidth bottlenecks in data centers and the Cloud

December 6, 2021 By Redding Traiger

Astera Labs announced its new Leo Memory Accelerator Platform for Compute Express Link (CXL) 1.1/2.0 interconnects to enable robust disaggregated memory pooling and expansion for processors, workload accelerators, and smart I/O devices. Leo overcomes processor memory bandwidth bottlenecks and capacity limitations while offering built-in fleet management and deep diagnostic capabilities critical for large-scale enterprise and cloud server deployments.

CXL is a foundational standard and is proving to be a critical enabler to realize the vision of AI in the cloud. Astera Labs is a proud contributor to this exciting technology and is working with key industry leaders to develop the CXL technology to accelerate the development and deployment of a robust ecosystem.

As the industry’s first CXL SoC solution to implement the CXL.memory (CXL.mem) protocol, the Leo CXL Memory Accelerator Platform allows a CPU to access and manage CXL-attached DRAM and persistent memory, enabling the efficient utilization of centralized memory resources at scale without impacting performance.

The Leo Platform of ICs and hardware increases overall memory bandwidth by 32 GT/s per lane and capacity up to 2TB, maintains ultra-low latency, and provides server-class RAS features for robust and reliable cloud-scale operation.

Astera Labs continues to bridge the next wave of hyperscale data center innovation through its unmatched CXL connectivity expertise and focus on seamless ecosystem interoperability.

Building on the success of its Aries CXL Smart Retimers, the Leo CXL Memory Accelerator Platform extends Astera Labs’ family of solutions that unlock the CXL interconnects true potential. The company’s breakthrough solution portfolio now encompasses several complementary product families that enable connectivity for modern data-centric systems based on complex heterogeneous compute architectures and composable disaggregation topologies.

You may also like:


  • Memory, disk drives, memory fabrics and RISC-V
  • DDR SDRAM
    What is DDR (Double Data Rate) Memory and SDRAM memory?

  • What is an SoC?

  • 3D NAND Flash memory: Making HDDs obsolete in a data-centric…

  • Wireless IIoT: Moving to the next generation of industrial connectivity

Filed Under: Accelerators, Applications, Connectivity, Data centers, Memory, Products, SoC, Tools Tagged With: asteralabs

Primary Sidebar

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

EE Training Center Classrooms

EE Classrooms

CURRENT DIGITAL ISSUE

A frequency you can count on There are few constants in life, but what few there are might include death, taxes, and a U.S. grid frequency that doesn’t vary by more than ±0.5 Hz. However, the certainty of the grid frequency is coming into question, thanks to the rising percentage of renewable energy sources that…

Digital Edition Back Issues

Subscribe to our Newsletter

Subscribe to weekly industry news, new product innovations and more.

Subscribe today

RSS Current EDABoard.com discussions

  • LED Drive Using Mosfet
  • Mosfet SSR triac output shunt circuit design
  • Active Balun Design
  • Thyristor Gate Drive
  • Specman training for new user

RSS Current Electro-Tech-Online.com Discussions

  • Two 300nH inductor in series, can get higher current?
  • Best way to reduce voltage in higher wattage system?
  • What is "off the shelf values for inductors"?
  • Funny Images Thread!
  • surge arresters

Footer

Microcontroller Tips

EE World Online Network

  • DesignFast
  • EE World Online
  • EDA Board Forums
  • Electro Tech Online Forums
  • Connector Tips
  • Analog IC Tips
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • Wire and Cable Tips
  • 5G Technology World

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us
Follow us on Twitter Add us on Facebook Follow us on YouTube  Follow us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy