• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

RISC-V, 64-bit multicore CPU for full-featured OS embedded applications

October 10, 2017 By Aimee Kalnoskas Leave a Comment

SiFive , announced the availability of U54-MC Coreplex IP, the industry’s first RISC-V based, 64-bit, quadcore real-time capable application processor with support for full-featured operating systems such as Linux. The free and open RISC-V architecture, which is supported by an ecosystem comprising more than 70 companies, has seen tremendous growth in the embedded segment. The release of the U54-MC Coreplex marks the architecture’s expansion into the application processor space – opening entirely new use cases for RISC-V.

RISC-V is a free and open instruction set architecture (ISA) designed to enable chips across the full spectrum of computing devices, from embedded devices to the data center. As the first RISC-V application processor capable of running embedded Linux, the standard U54-MC Coreplex contains four U54 CPUs along with a single E51 CPU, and is the first commercial RISC-V core to include multicore support and cache coherence. Each U54 CPU utilizes a highly efficient five-stage in-order pipeline. The U54 cores support the RV64GC ISA, which is expected to be the standard for Linux-based RISC-V devices. The 64-bit E51 CPU serves as a management core and is fully coherent with the main U54 cores. The U54-MC Coreplex is ideal for applications which need full operating system support such as AI, machine learning, networking, gateways and smart IoT devices.

“SiFive has achieved another significant milestone for the RISC-V community,” said Rick O’Connor, executive director of the non-profit RISC-V Foundation. “The ability for RISC-V developers to develop Linux and other Unix-based operating systems on commercial grade silicon will enable the RISC-V software ecosystem to quickly expand beyond embedded systems, and bring new solutions to market. We look forward to seeing the various markets that are now addressable with SiFive’s U54-MC Coreplex IP.”

SiFive’s U54-MC Coreplex has been taped out as part of SiFive’s Freedom Unleashed family of high-performance, customizable RISC-V SoCs. As implemented in the Freedom Unleashed platform, the U54 and E51 CPUs run at 1.5+ GHz in 28nm technology. Each of the U54 CPUs implement a 32KB Instruction Cache and 32KB Data Cache, and all of the cores share a coherent, 2MB L2 Cache. Customers can license the U54-MC Coreplex in a variety of configurations besides the 4+1 default configuration.

“The U54-MC Coreplex is the first fully Linux-compatible CPU based on RISC-V. It takes the industry one step closer to making custom silicon available to everyone,” said Andrew Waterman, co-founder of SiFive. “We continue to be amazed by the support SiFive has received since we launched the industry’s first open-source RISC-V SoC last year, and look forward to additional milestones in the coming months.”

The U54-MC Coreplex can be accessed at https://www.sifive.com/products/coreplex-risc-v-ip/u54-mc/. A development board based on U54-MC Coreplex IP will be available in Q1 2018.

More information: SiFive, 1875 South Grant Street, Suite 600, San Mateo, CA 94402.

You may also like:


  • Webinar: The RISC-V ecosystem is ready for prime time. Get…

  • First RISC-V-based development board for Arduino platform

Filed Under: Embedded, RISC-V Tagged With: sifive

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy