• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

SOC design software features verification planning, memory-aware debug and performance analysis

November 11, 2020 By Redding Traiger Leave a Comment

Synopsys, Inc. announced the availability of the industry’s first Verification IP (VIP) for Compute Express Link (CXL) 2.0 designed for breakthrough performance in data-intensive system-on-chips (SoCs). CXL is the next-generation open standard interconnect that enables an ecosystem for high-speed communication between the CPU and workload accelerators, such as GPUs, FPGAs, and other purpose-built accelerator solutions, as well as memory expansion devices. The technology is built upon the well-established PCI Express infrastructure, leveraging the PCI Express 5.0 physical and electrical interface.

Synopsys VIP for CXL uses next-generation native SystemVerilog Universal Verification Methodology (UVM) architecture that enables ease of integration within existing verification environments and speeds up simulation performance allowing users to run a greater number of tests and accelerate time to the first test. VIP for CXL is natively integrated with Synopsys Verdi Protocol and Performance Analyzer and includes built-in coverage and verification plans for faster verification closure. In addition, Synopsys’ silicon-proven DesignWare CXL IP delivers an x16 link for maximum bandwidth with low latency, supporting all three CXL protocols (CXL.io, CXL.cache, CXL.mem) and device types to meet specific application requirements.

The CXL 2.0 protocol comes with an increased fan-out, pooling feature set for both physical layer and application layers. New features supported by CXL 2.0 are CXL switching and support for multiple logical devices (MLD); IDE (security) for both CXL.io & CXL.cache/mem; Ability to negotiate CXL 2.0 devices during APN phase and hotplug, CXL enumeration to view CXL device as PCI Express endpoint; Updates for system-level manageability through QoS telemetry, function level reset, global persistent flush, memory interleaving, and compliance test assertions

Synopsys VC VIP for CXL 2.0/1.1 is available today. DesignWare CXL IP Solution is also available now. For more information, visit VC Verification IP for CXL and DesignWare CXL IP

You may also like:

  • Aeneas nanosatellite
    8-bits and counting: 8-bit MCUs are still going strong

  • The Iridium global satcom system, Part 4: Lessons learned

  • Iridium global satcom system: Brilliant design, terrible business, last-minute reprieve,…

  • Functional safety for embedded systems – Virtual Roundtable (part 2…

  • Security for embedded systems – Virtual Roundtable (part 1 of…

Filed Under: Applications, Memory, Security, SoC, Software, Tools Tagged With: synopsysinc

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Navigating the EU Cyber Resilience Act: a manufacturer’s perspective

The intelligent Edge: powering next-gen Edge AI applications

Engineering harmony: solving the multiprotocol puzzle in IoT device design

What’s slowing down Edge AI? It’s not compute, it’s data movement

Five challenges for developing next-generation ADAS and autonomous vehicles

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Power Efficiency
Discover proven strategies for power conversion, wide bandgap devices, and motor control — balancing performance, cost, and sustainability across industrial, automotive, and IoT systems.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy