• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Software accelerates FPGA performance
via compile time improvements, IP integration

May 19, 2016 By Abby Esposito Leave a Comment

Quartus_prime_design_suite
The Quartus Prime Pro software v16.0 delivers a design methodology that is optimized for large designs with more than one million logic elements. 

Altera, now part of Intel, announced the production release of the new Quartus Prime Pro design software, which further accelerates FPGA design performance and design team productivity. The Quartus Prime Pro software is architected to support the next generation of high capacity, highly integrated FPGAs from Intel, which will drive innovation across the cloud, data center, Internet of Things and the networks that connect them. The capabilities built into the latest software release accelerate large FPGA design flows by delivering unprecedented compile time improvements, versatile design entry methods and simplified intellectual property (IP) integration.

The Quartus Prime Pro software v16.0 delivers a design methodology that is optimized for large designs with more than one million logic elements. At the same time, users can leverage the software’s incremental optimization feature to reduce design iterations and accelerate timing closure.

Quartus Prime Pro Software v16.0 highlights:

  • Production release of Quartus Prime Pro Edition with hierarchical databases, targeting the next generation of high-capacity, highly-integrated FPGAs from Intel;
  • Production release of BluePrint platform designer, which reduces design iterations ten times by allowing designers to make pin assignments and clock planning early in their design;
  • Qsys Pro system integration tool with a hierarchical framework to support multiple design entry formats and simplify IP integration;
  • Incremental optimization support to reduce design iterations; and
  • Partial reconfiguration support for Arria 10 FPGAs and SoCs.

Access to Altera’s expanding IP portfolio

The Quartus Prime design software provides users access to an expanding selection of IP cores. These IP cores, in combination with numerous IP usability enhancements, help to improve designer productivity by simplifying IP evaluation, IP selection and hardware verification. New Ethernet, Hybrid Memory Cube memory and Video IP cores extend the comprehensive suite of high-performance, low-latency IP cores for industry-standard protocols.

Availability and pricing

The production release of the Quartus Prime design software v16.0 is now available for download at Altera’s eStore. The software is available in three editions (Pro, Standard and Lite), depending on your target FPGA. The Quartus Prime Pro and Quartus Prime Standard editions come with the ModelSim-Altera Starter edition software and a full license to the IP Base Suite. The annual software license is $3,995 USD for a node-locked PC license for the Quartus Prime Pro Edition and is available for purchase. The Quartus Prime Lite edition is available as a free download at Altera’s eStore.

Altera
www.altera.com

Filed Under: Connectivity, Consumer Electronics, Industrial Tagged With: Altera, intel

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy