• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

SoC cores handle AI acceleration and DSP tasks

June 26, 2018 By Jillian Zavoda Leave a Comment

Today General Processor Technologies, China’s licensor of customizable processor IP cores, announced two innovative new additions to its IP portfolio: the ‘GPT’ AI accelerator and the VLVm1 Digital Signal Processor (DSP) for digital and image processing. With the new cores, designers can reduce chip cost, area, and power consumption in SoCs targeting applications across autonomous vehicles and intelligent transportation, smart cities, industrial automation, robotics, and machine vision.

The configurable GPT AI accelerator is designed for Convolutional Neural Network (CNN) inference. The highly-optimized design provides for convolution, pooling, dropout, padding, and programmable activation functions. Running at up to 1GHz in 28nm technology, each CNN building block contains 288 MAC units, scalable to 8+ units. Performance, power, and accuracy can be optimized using built-in integer or 16-bit floating point operations. GPT provides a library of popular CNN networks; support for frameworks such as Tensorflow and Caffe are in development.

The VLVm1 is the first of GPT’s optimized Variable Length Vector (VLV) DSP execution unit targeted for digital and image processing. VLVs allow forward and backward code compatibility by architecturally specifying a vector length. Unlike the SIMD architecture which has a fixed width, VLV specifies an arbitrary and dynamic length for vectors. An implementation can be customized for performance/power/price based on the number of vector elements to be executed simultaneously. Code does not need to be recompiled when the vector length changes. Non-power-of-two vectors can be easily specified.

Combining GPT’s superscalar out-of-order ‘Unity’ CPU with a VLV execution unit, the VLVm1 processors run at up to 3GHz. All instructions are part of the Unity 1.0 Instruction Set Architecture (ISA) which provides a common programming view of heterogeneous processors through its ability to efficiently map Heterogeneous System Architecture Intermediate Language (HSAIL) instructions.

The new cores add to GPT’s IP portfolio, which also includes the high-performance ‘Unity’ CPU that has been validated in TSMC’s 28nm process and is configurable for multiple performance levels.

“GPT is a leading provider of processor IP to the China market,” said Dr. John Glossner, CEO of GPT. “We have processor blocks needed to create a heterogeneous system for a wide range of applications, including CPUs, CNN/AI accelerators, communications processors, DSPs and soon a GPU that will extend the Unity instruction set to support all major types of compute capability.”

All GPT IP cores are optimized for Heterogeneous Systems Architecture (HSA), providing a common programming view and object code compatibility. The GPT AI accelerator and VLVm1 DSP will be validated in silicon by the third quarter of 2018, implemented in the GP8300 SoC from Optimum Semiconductor.

Filed Under: Applications, Automotive, Industrial Tagged With: generalprocessortechnologies

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Edge AI without the guesswork: designing for real battery life, real performance, and real workloads

Designing for functional safety in robotics: key considerations for engineers

Can chiplets save the semiconductor supply chain?

Navigating the EU Cyber Resilience Act: a manufacturer’s perspective

The intelligent Edge: powering next-gen Edge AI applications

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Aerospace & Defense
This Tech Toolbox dives into the technical realities of modern defense, exploring how MBSE is streamlining aerospace design and what’s next for radar and electronic warfare.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy