• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Cloud-based chip-design software includes EDA tool access

June 18, 2020 By Aimee Kalnoskas Leave a Comment

Samsung Electronics Co., Ltd. announced the launch of  Samsung Advanced Foundry Ecosystem (SAFE) Cloud Design Platform (CDP) for fabless customers, in collaboration with Rescale, a leader in high-performance computing (HPC) applications in the cloud.

Samsung Advanced Foundry Ecosystem (SAFE) Cloud Design Platform
 

Samsung foundry’s SAFE Cloud Design Platform is the first virtual environment for designing chips in the cloud. By accessing this platform through a cloud environment, customers can immediately start designing anytime and anywhere.

To give customers maximum convenience, SAFE CDP supports a very secure design condition that has been verified with cloud companies. In addition, customers can utilize various Electronic Design Automation (EDA) tools offered by multiple vendors such as Ansys, Cadence, Mentor (a Siemens business) and Synopsys.

Gaonchips, one of Samsung Foundry’s Design Solution Partners, has already tested the SAFE™ CDP on its 14nm automotive project using Cadence’s Innovus Implementation System and has successfully reduced its design run-time by 30 percent, as compared to current on-premise execution times.

As designs move to advanced nodes and as transistor scaling occurs at each node, chip designs become more complex and computing power required for these designs have increased significantly, resulting in greater overhead time and cost to customers.

By adopting CDP, customers can reduce the burden of building their own server infrastructure, while utilizing additional computing power flexibly required for chip design and verification. Furthermore, they can take full advantage of Samsung’s diverse foundry ecosystem which includes EDA, intellectual property (IP), cloud, and design services offered by reputable partners.

To actively respond to the latest technology trends and lower the design barrier for developing competitive SoCs, Samsung launched the SAFE program in early 2018 and held the first SAFE Forum in the United States last year.

Filed Under: Tools Tagged With: samsungelectronics

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy