• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Sub-100 fsec point-of-use clock IC helps meet next-generation PAM4 requirements

April 27, 2021 By Redding Traiger Leave a Comment

Renesas Electronics Corporation expanded its timing solutions portfolio with a new sub-100fs point-of-use clock solution for data center, server, and network infrastructure markets. The new FemtoClock2 family includes ultra-low jitter clock generators and jitter attenuators in a small 4×4 mm2 package, enabling cost-effective and simple clock tree implementation for next-generation, high-speed interconnect designs.

Featuring best-in-class jitter as low as 64fs RMS, FemtoClock2 enables customers to easily meet next-generation PAM4 requirements on new switch or router designs. With a 4×4 mm2 form factor, the FemtoClock2 family is less than one-third the size of similar solutions on the market. This allows designers to place the clock source at the point of use – very close to the device receiving the clock signal – for streamlined PCB layout design, reduced cross talk, and cleaner signals. Flexibility makes the family useful in many applications. FemtoClock2 can be configured as a DCO, clock generator, or jitter attenuator, offering valuable design flexibility and reuse.

Key Features of the FemtoClock2 Family include: As low as 64fs (typ) RMS jitter; Low power consumption of 600mW; 4×4 mm2 in 24- and 28-pin QFN packages; Single & dual input options with four differential outputs; Power supply noise rejection better than -80dB; Output-to-output isolation of -80dBc; Compliant with ITU-T G.8262 and G.8262.1 for enhanced synchronous Ethernet/OTN; Integrated crystal option for more space savings;

Customers can combine the new FemtoClock2 solution with Renesas’ small, single-output, high-performance oscillators, or the broader ClockMatrix portfolio of timing solutions to address challenging timing needs for their high-performance server and network infrastructure designs. FemtoClock2 also works seamlessly with systems using the recently introduced PTP Clock Manager software for IEEE 1588 support and can be combined with Renesas’ complementary power and microcontroller offerings to create comprehensive solutions for a variety of applications, such as the IEEE 1588 Winning Combination. FemtoClock2 also serves as the downstream clock capable of delivering 100fs at the pin without disrupting the synchronization.

As the market leader in silicon timing, Renesas offers the only “one-stop-shop” for timing solutions, offering expertise and products from full-featured system solutions to simple clock tree building-block devices.

The RC32504A and RC22504A FemtoClock solutions and an evaluation board are available now. For more information, please visit renesas.com/femtoclock2.

You may also like:


  • RISC-V vs. ARM vs. x86 – What’s the difference?
  • FPGAs
    How does using FPGAs impact the design process?
  • smart home devices
    Tips on designing smart home devices – Part 2
  • FPGA
    FPGAs and other programmable devices – what’s the difference?
  • DDR SDRAM
    What is DDR (Double Data Rate) memory and SDRAM memory?

Filed Under: Connectivity, Data centers, Neural Networking, Oscillators, PCB Design, Tools Tagged With: renesaselectronicscorporation

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Edge AI without the guesswork: designing for real battery life, real performance, and real workloads

Designing for functional safety in robotics: key considerations for engineers

Can chiplets save the semiconductor supply chain?

Navigating the EU Cyber Resilience Act: a manufacturer’s perspective

The intelligent Edge: powering next-gen Edge AI applications

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Aerospace & Defense
This Tech Toolbox dives into the technical realities of modern defense, exploring how MBSE is streamlining aerospace design and what’s next for radar and electronic warfare.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy