• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Chip design framework shows 2-3x efficiency for AI processing

January 22, 2025 By Redding Traiger Leave a Comment

Arm has released the first public specification of its Chiplet System Architecture (CSA), a framework for standardizing chipset connectivity and system partitioning. The specification is now supported by more than 60 technology companies, including ADTechnology, Alphawave Semi, AMI, Cadence, Jaguar Micro, Kalray, Rebellions, Siemens, and Synopsys.
The CSA framework enables designers to create reusable chipsets that can be integrated into compliant systems, reducing development costs compared to monolithic chips. The architecture provides standards for defining and connecting chipsets into composable systems-on-chip (SoCs), allowing silicon designs to be adapted for specific market requirements.
Several vendors are implementing CSA solutions through Arm Total Design, an ecosystem built around Arm Neoverse Compute Subsystems (CSS). Alphawave Semi is using AMBA CHI C2C protocols to connect CSS-powered chipsets with proprietary I/O dies, enabling market-specific configurations for networking, edge computing, storage, and security applications. This approach allows compute die costs to be distributed across multiple system variants.
In a collaborative implementation, ADTechnology, Samsung Foundry, Rebellions, and Arm have developed an AI CPU chiplet platform for data center applications. The platform combines Rebellions’ REBEL AI accelerator with coherent NPUs using AMBA CHI C2C interconnect. The system utilizes a Neoverse CSS V3-powered compute chiplet from ADTechnology, implemented on Samsung Foundry’s 2nm Gate-All-Around process technology. Testing indicates the platform achieves 2-3x efficiency improvements for GenAI workloads when running Llama3.1 405B parameter LLMs.
The CSA framework aims to address AI workload requirements across infrastructure, automotive, and consumer technology sectors by enabling standardized chiplet integration while maintaining design flexibility through the Arm compute platform and AMBA CHI C2C communication protocols.

You may also like:


  • How does a zero trust security architecture work?

  • What can be done to prepare for post quantum cryptography?

  • What are the elements of secure boot processes?

  • How is Zephyr used for edge AI and sensors?

  • What’s the difference between GPUs and TPUs for AI processing?

Filed Under: Artificial intelligence, Automotive, Connectivity, Consumer Electronics, Data centers, Processors, Products, Storage, Tools Tagged With: ARM

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Internet of Things
Explore practical strategies for minimizing attack surfaces, managing memory efficiently, and securing firmware. Download now to ensure your IoT implementations remain secure, efficient, and future-ready.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy