• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Software helps explore processing and memory architecture options for AI SoCs

October 16, 2018 By Aimee Kalnoskas Leave a Comment

Platform Architect UltraSynopsys, Inc. announced the availability of its next-generation architecture exploration, analysis, and design solution, Platform Architect Ultra, to address the system challenges of artificial intelligence (AI)-enabled system-on-chips (SoCs). Architects of neural network enabled SoCs need to carefully balance the required convolutional neural network (CNN) throughput against the available power and performance budget that data center or embedded devices can sustain. Platform Architect Ultra flexibly maps CNN algorithms and workloads to explore processing and memory architecture options, enabling architects to analyze, select, optimize, and tune algorithms and architectures for performance and power requirements.

Synopsys’ Platform Architect Ultra, developed in collaboration with AI SoC leaders, is the next-generation release of Platform Architect, embedding the latest technology to efficiently perform dynamic simulation of multicore architectures. Platform Architect Ultra introduces SMART Tables for context-sensitive data entry and error checking, and SMART Charts for visual root-cause sensitivity analysis of candidate architectures. It also introduces a hierarchical design concept for fast creation and packaging of a design, including ready-to-map workloads, architecture models, and AI reference system, including CNN frameworks such as Caffe and TensorFlow, enabling architects to quickly analyze and optimize a proposed architecture design.

“Through our collaboration with leading AI SoC companies, we know that architecture teams must carefully balance power, performance, and programmability to succeed in this highly competitive market,” said Eshel Haritan, vice president of R&D in the Synopsys Verification Group. “Platform Architect Ultra’s parallelized exploration, performance, and power optimization capabilities allow designers of neural network architectures and algorithms to quickly find a balanced architecture and eliminate late changes in SoC design.”

Filed Under: microcontroller, Tools Tagged With: synopsysinc

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Internet of Things
Explore practical strategies for minimizing attack surfaces, managing memory efficiently, and securing firmware. Download now to ensure your IoT implementations remain secure, efficient, and future-ready.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

RSS Current EDABoard.com discussions

  • DC/DC Converter with wide range input
  • i need an embedded c program that will read a 12 bit memory address from the io pins and output the data to pins from the memory in a 8051 mcontroller
  • Importing Schottky diode models (e.g., HSMS-282E) into Ansys Nexxim for RF rectifier HB analysis
  • Help with HFSS: Mesh error, found 6 bodies without triangles
  • Hard wired security cameras

RSS Current Electro-Tech-Online.com Discussions

  • Behringer MX 1602 mixer - reading block diagram
  • Fluke 123 scopemeter not reading ANY voltage, please help
  • Back to the old BASIC days
  • My Advanced Realistic Humanoid Robots Project
  • LED circuit for 1/6 scale diorama

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy