• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Low-jitter clock generator IC optimized for PCIe Gen 5

February 4, 2021 By Redding Traiger Leave a Comment

Renesas Electronics Corporation announced the availability of the low-jitter 9SQ440 clock generator IC designed for next-generation Intel platforms used in high-performance computing and data center applications. The latest in a long line of PCIe industry firsts from Renesas, the 9SQ440 is the industry’s first CK440Q-compliant server clock generator. Developed for the Intel CK440Q specification and future Intel Xeon processor requirements, the 9SQ440 provides customers a flexible, robust, and high-performance synthesizer to address PCIe Gen5 design challenges.

Customers can combine the newest member of Renesas’ comprehensive portfolio of data center solutions with the company’s broader lineup of PCIe timing solutions, including PCIe Gen5 clock buffers, and its portfolio of infrastructure power and smart power stage (SPS) devices to address their complete data center solution needs.

The 9SQ440 serves as a centralized clock generator for server CPU and PCIe clocks. It features a total of 20 differential outputs as well as industry-leading jitter performance – less than 50fs RMS of PCIe Gen5 common clock phase jitter – to meet the timing requirements for topologies ranging from simple, single-board 2-socket to complex, modular multi-socket systems.

Key Features of the 9SQ440 Clock Generator include: PCIe Gen5 and UPI v2.0-compliant clocks for 32GT/s SerDes; PCIe Gen5 with <50fs RMS phase jitter, below specification requirements, to deliver better design margin; 7 dedicated 100MHz outputs w/7 OE# pins; 3 dedicated 25MHz platform time outputs; 1 dedicated 25MHz platform time daisy chain output; 9 mux outputs selectable between 100MHz or 25MHz; Supports multiple CPU socket topologies, ranging from a self-contained single socket to modular multi-socket approaches; 0%, -0.3% and -0.5% spread spectrum clocking; 8x8mm 100-pin dual-row QFN with 0.5mm pitch

As the market leader in silicon timing, Renesas offers a “one-stop-shop” for computing and cloud timing solutions, offering expertise and products from full-featured system solutions to simple clock building-block devices.

The 9SQ440 is available now.

You may also like:


  • What is an SoC?
  • AMBA protocols
    What are the AMBA protocols?

  • Securing embedded systems in a hostile world

  • Managing power consumption and dissipation in embedded systems for a…
  • SPI protocol
    How does the SPI protocol work?

Filed Under: Data centers, Oscillators, Products, Tools Tagged With: renesaselectronicscorporation

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy