• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

RISC-V SoftCPU contest winners announced

December 5, 2018 By Aimee Kalnoskas Leave a Comment

RISC-V SoftCPU ContestThe RISC-V Foundation, a non-profit corporation controlled by its members to drive the adoption and implementation of the free and open RISC-V instruction set architecture (ISA), honored the winners of the RISC-V SoftCPU Contest for creating innovative FPGA based CPU implementations targeting the RISC-V ISA.

The winners of the contest include: Charles Papon with VexRiscv in 1st place, Antti Lukats with Engine-V in 2nd place, Changyi Gu with PulseRain Reindeer in 3rd place and Olof Kindgren with SERV for the Creativity prize.

Sponsored by RISC-V Foundation Founding Platinum members Google, Antmicro, Lattice Semiconductor and Microchip Technology, through its Microsemi subsidiary, the RISC-V SoftCPU Contest was launched to promote innovative vendor-independent, modular and reusable FPGA applications. The participants were challenged to build extremely small, extremely powerful, softcore RISC-V implementations, with additional points awarded for novel approaches to the implementation itself.

“The RISC-V ISA is ushering in a new era of innovation, empowering companies and designers around the world to develop a wide variety of implementations that solve today’s most complex design challenges,” said Rick O’Connor, executive director of the non-profit RISC-V Foundation. “The RISC-V SoftCPU Contest showcased how embedded designers can easily experiment with RISC-V implementations on FPGAs, designing novel approaches even within a limited timeframe.”

The entries were assessed on multiple criteria, including size and performance. While each winning entry targets a different set of tasks, the highest scoring were designed to work well on both the 25K LUT Microsemi IGLOO™2 or SmartFusion™2, or the 5K LUT Lattice iCE40 UltraPlus™ parts. All scoring entries are compliant with the RV32I ISA. Notably, the smallest entry, Engine-V created by Antti Lukats, used as little as 306 x LUT4s in the ultra-low resource design.

Winners:

  • 1st Place: Charles Papon with VexRiscv was awarded $6,000 USD. Check out VexRiscv on GitHub: https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018
  • 2nd Place: Antti Lukats with Engine-V was awarded $3,000 USD, a Splash Kit and an iCE40 UltraPlus MDP. Check out Engine-V on GitHub: https://github.com/micro-FPGA/engine-V
  • 3rd Place: Changyi Gu with PulseRain Reindeer was awarded $1,000 USD, a PolarFire Evaluation Kit and an iCE40 UltraPlus Breakout Board. Check out PulseRain Reindeer at GitHub: https://github.com/PulseRain/Reindeer
  • Creativity Prize: Olof Kindgren with SERV was awarded $3,000 USD. Check out SERV at GitHub: https://github.com/olofk/serv

Filed Under: Embedded, Industry News, microcontroller, RISC-V Tagged With: antmicro, Google, latticesemiconductor, microsemicorporation, microtechnology, riscv, riscvfoundation

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Can chiplets save the semiconductor supply chain?

Navigating the EU Cyber Resilience Act: a manufacturer’s perspective

The intelligent Edge: powering next-gen Edge AI applications

Engineering harmony: solving the multiprotocol puzzle in IoT device design

What’s slowing down Edge AI? It’s not compute, it’s data movement

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Connectivity
AI and high-performance computing demand interconnects that can handle massive data throughput without bottlenecks. This Tech Toolbox explores the connector technologies enabling ML systems, from high-speed board-to-board and PCIe interfaces to in-package optical interconnects and twin-axial assemblies.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy