• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • DesignFast
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

What’s a PCIe root complex?

September 18, 2023 By Jeff Shepard Leave a Comment

The root complex in PCI Express (PCIe) is the intermediary between the system’s central processing unit (CPU), memory, and the PCIe switch fabric that includes one or more PCIe or PCI devices. It uses the link training and status state machine (LTSSM) to manage connected PCIe devices. The LTSSM detects, polls, configures, recovers, resets, and disables the devices as required during operation.

This FAQ looks at the basic functionality of the PCIe root complex and its interaction with other PCIe system components. We will also briefly consider multi-root PCIe architectures and close with a look at how redundant PCIe root architectures operate.

The PCIe root processes transaction requests received from the CPU and connects to devices on the PCIe bus. A root complex often contains more than one PCIe port; multiple PCIe endpoints, bridges, and switches can connect to the ports on the root complex or be cascaded throughout the system (Figure 1).

Figure 1. The PCIe root complex connects directly with the CPU and system memory to control PCIe operation. (Image: Prodigy Technovations)

A master copy of a “Type 1 Configuration Table” is in the root complex and defines the host memory space accessible from each Endpoint device. Each Endpoint device holds the master copy of its own memory space in the host system as a “Type 0 Configuration Table.” Type 1 and Type 0 configuration tables are configured by the host operating system that controls the root complex. A PCIe bridge works as a tiered root complex with its own “Type 0 Configuration Table.” In addition to traditional applications, PCIe is being used as the main system interconnect technology in multi-host and embedded applications.

Multiroot architecture
In a multi-host topology, the root complex at the top of the architecture is also the root complex for the system domain. For example, an I/O blade in the system domain can only be configured by the root complex in the system domain. Each local domain includes an endpoint processor (EP Processor) that acts as the root complex for its own domain (Figure 2).

Figure 2. Interconnected PCIe domains in a multi-host topology can be implemented with a multi-root architecture. (Image: Renesas)

Redundancy
Another form of multi-root architecture is a dual-root topology that has an active and standby root complex to support high availability and redundancy. During normal operation, the active root complex is employed and connected to the active port of a PCIe interconnect switch, and the interconnect switch isolates the standby root complex from the system. Real-time monitoring of heartbeat and checkpoint messages are regularly sent to the standby root complex by the active root complex. If the standby root complex detects a failure in the primary root complex, the interconnect switch is directed to perform a switchover, after which the standby root complex takes over control.

In high-availability systems, a managed switchover between the primary and backup root complexes can be user-initiated for performing maintenance, software upgrades, system testing, and other functions. In addition, the active root complex can be required to reset a watchdog timer on a regular basis. If the timer is not reset, the standby root complex takes over system operation. The use of a watchdog timer can serve as a backup method of system monitoring in addition to heartbeat and checkpoint messaging.

Summary
In a basic PCIe system, the root complex connects the CPU and memory to the PCIe switch fabric, including one or more PCIe or PCI devices like endpoints, switches, or bridges. In a multi-host topology, each local domain includes an endpoint processor that acts as the root complex for its own domain. Redundant designs with active and standby root complexes can be implemented to support high-availability systems.

References
Introduction to PCIe, Prodigy Technovations
Root Complex, Wikipedia
Using PCI Express as the Primary System Interconnect in Multiroot Compute, Storage, Communications and Embedded Systems, Renesas

Related content
What is PCIe gen 6 and how do I test it? Part 1
What is PCIe gen 6 and how do I test it? Part 2

You may also like:


  • How does the PCIe protocol stack work?

  • How many PCIe card sizes exist today, and where are…

Filed Under: FAQ, Featured, network hardware Tagged With: FAQ

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Five challenges for developing next-generation ADAS and autonomous vehicles

Securing IoT devices against quantum computing risks

RISC-V implementation strategies for certification of safety-critical systems

What’s new with Matter: how Matter 1.4 is reshaping interoperability and energy management

Edge AI: Revolutionizing real-time data processing and automation

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Internet of Things
Explore practical strategies for minimizing attack surfaces, managing memory efficiently, and securing firmware. Download now to ensure your IoT implementations remain secure, efficient, and future-ready.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

RSS Current EDABoard.com discussions

  • ILI9163 LCD driver
  • Elektronik devre
  • Powering a USB hub: safely distributing current from a shared power supply
  • RF-DC rectifier impedance matching
  • How can I get the frequency please help!

RSS Current Electro-Tech-Online.com Discussions

  • 100uF bypass Caps?
  • Fuel Auto Shutoff
  • Actin group needed for effective PCB software tutorials
  • how to work on pcbs that are thick
  • compatible eth ports for laptop

DesignFast

Design Fast Logo
Component Selection Made Simple.

Try it Today
design fast globle

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy