• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Microcontroller Tips

Microcontroller engineering resources, new microcontroller products and electronics engineering news

  • Products
    • 8-bit
    • 16-bit
    • 32-bit
    • 64-bit
  • Applications
    • 5G
    • Automotive
    • Connectivity
    • Consumer Electronics
    • EV Engineering
    • Industrial
    • IoT
    • Medical
    • Security
    • Telecommunications
    • Wearables
    • Wireless
  • Learn
    • eBooks / Tech Tips
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Resources
    • Design Guide Library
    • LEAP Awards
    • Podcasts
    • White Papers
  • Videos
    • EE Videos & Interviews
    • Teardown Videos
  • EE Forums
    • EDABoard.com
    • Electro-Tech-Online.com
  • Engineering Training Days
  • Advertise
  • Subscribe

Tiny processor IP core uses the open-source RISC-V

November 18, 2021 By Aimee Kalnoskas Leave a Comment

The 32-bit BA51 Low-Power Deeply Embedded RISC-V Processor IP core uses the open-source RISC-V instruction set and offers low power consumption, small silicon area, and configurable options for optimally running many embedded applications. It implements a two-stage pipeline, is compact – just 16k gates in its minimum configuration – but can still run at over 500 MHz in modern ASIC processes. Its small area combined with advanced power management features make the BA51 one of the lowest power processors in its class. The core’s extensive set of configurable options also gives designers the means to trade off functionality, performance, area, and power usage to best suit their particular requirements.

The BA51 runs the RISC-V 32-bit Base Integer (RV32I) or Base Embedded (RV32E) instruction sets. It can optionally support user and supervisor privilege modes, as well as the ISA extensions for Compressed Instructions (C), Integer Multiplication and Division instructions (M), Atomic Instructions (A), User-Level Interrupts (N), Control and Status Register (Zicsr), and Instruction-Fetch Fence (Zifencei). Support for the single-precision floating-point (F) ISA extension can also be added upon request.

Featuring an interrupt latency of just four cycles, timer and software interrupts, and a scalable number of external interrupts, the BA51 is ideal where fast interrupt response is crucial. For example, it can serve well as a calibration engine for high-speed Serializer/Deserializers or other mixed-signal modules, or as an always-on guard and housekeeper microcontroller in complex System on Chip (SoC) designs.

Sourced from Beyond Semiconductor, the BA51 builds on the firm’s successful BA2X embedded processor line, which has powered hundreds of customer products over 15 years. “With the BA51, we deliver our proven processor design concepts in a new IP core that also gives customers all the benefits of the RISC-V ISA and its extensive ecosystem,” said Matjaz Breskvar, Beyond’s chief executive officer.

The BA51 Low-Power Deeply Embedded RISC-V Processor IP core is available today from CAST for ASICs or FPGAs. Customers can license the stand-alone processor core or a bus fabric platform integrating the processor with common peripherals such as timers, clocks, and various external interfaces. Custom integration with other IP cores from CAST is also available.

 

You may also like:


  • What’s the future for RISC-V in 5G?

  • Domain specific accelerators for RISC-V

  • Memory, disk drives, memory fabrics and RISC-V

  • What is the RISC-V ecosystem?

  • RISC-V vs. ARM vs. x86 – What’s the difference?

Filed Under: Embedded, Microprocessor, RISC-V

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Primary Sidebar

Featured Contributions

Can chiplets save the semiconductor supply chain?

Navigating the EU Cyber Resilience Act: a manufacturer’s perspective

The intelligent Edge: powering next-gen Edge AI applications

Engineering harmony: solving the multiprotocol puzzle in IoT device design

What’s slowing down Edge AI? It’s not compute, it’s data movement

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Connectivity
AI and high-performance computing demand interconnects that can handle massive data throughput without bottlenecks. This Tech Toolbox explores the connector technologies enabling ML systems, from high-speed board-to-board and PCIe interfaces to in-package optical interconnects and twin-axial assemblies.

EE Learning Center

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“bills
“microcontroller
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Footer

Microcontroller Tips

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips

Microcontroller Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2026 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy