Synopsys announced that the DesignWare STAR Memory System solution offers new memory built-in self-test (BIST), repair, and diagnostic capabilities for embedded MRAM (eMRAM)-based designs, with initial support for GLOBALFOUNDRIES (GF) eMRAM on the 22FDX process. The STAR Memory System’s new algorithms target failure mechanisms of embedded MRAM and other types of non-volatile memories during production and in-field test. […]
AI-enabled app leverages machine learning algorithms
Synopsys, Inc. announced a state-of-the-art artificial intelligence (AI) enabled formal verification app, Regression Mode Accelerator, as part of the Synopsys VC Formal solution. This VC Formal app leverages state-of-the-art machine learning algorithms to deliver 10X speed-up in formal property verification during the design and verification cycle. Along with significant performance speed-up, use of this app accelerates […]
Security testing tool detects more vulnerabilities
Synopsys, Inc. announced the availability of several new product features that enable developers to build secure applications faster. The latest Coverity release, recognized by Gartner and Forrester as a leading static application security testing (SAST) tool, features seamless integration with Synopsys’ completely rebuilt eLearning platform, an on-demand security training solution for developers. The integration provides developers with convenient access—directly from […]
ASIL D-Ready embedded vision processor IP targets ADAS applications and self-driving vehicles
Synopsys, Inc. announced its new automotive safety integrity level (ASIL) B-, C-, and D- Ready DesignWare EV6x Embedded Vision Processors with Safety Enhancement Package (SEP) to accelerate the development of automotive system-on-chips (SoCs). The EV6x Processors with SEP include differentiated hardware safety features, safety monitors, and lockstep capabilities for safety-critical designs. These features enable designers to achieve […]
Desktop system handles mid-range SoC prototyping
Synopsys, Inc. announced the availability of its HAPS-80 Desktop (HAPS-80D) system for mid-range system-on-chip (SoC) prototyping. The Synopsys HAPS-80D system builds on the HAPS-80 prototyping family, with more than 1,500 systems deployed. HAPS-80D delivers out-of-the-box high-performance prototyping with built-in interfaces for immediate design interaction to accelerate software development and system validation. “Maxio Technology develops […]
RTL-to-GDSII design flow software gets optimization, industry-golden signoff tools
Synopsys, Inc. unveiled its Fusion Technology that transforms the RTL-to-GDSII design flow with the fusion of best-in-class optimization and industry-golden signoff tools, enabling designers to accelerate the delivery of their next-generation designs with full-flow quality-of-results (QoR) and the fastest time-to-results (TTR). It redefines conventional EDA tool boundaries across synthesis, place-and-route and signoff, sharing engines across […]
Circuit simulators target FinFET process IC designs
Synopsys Inc. announced release of the latest versions of its circuit simulation and custom design products—HSPICE, FineSim SPICE, and CustomSim simulators and the Custom Compiler IC design tool—to address the growing need for robust custom design. The growth in automotive electronics and transition to FinFET process nodes have led to a significant increase in IC […]
New security algorithms facilitate encryption, authentication for IoT SoCs
Synopsys, Inc. announced that it has added the ChaCha20 and Poly1305 (RFC7539) algorithms to its DesignWare Multipurpose Security Protocol Accelerator IP, enabling designers to efficiently implement the latest encryption and authentication functionality to protect their IoT system-on-chips (SoCs). The Security Protocol Accelerator IP increases security protocol performance by supporting efficient data sequencing as well as parallel […]
Universal flash storage design incorporates MIPI M-PHY v4.1
Synopsys, Inc. announced the availability of the industry’s first complete Universal Flash Storage (UFS) IP solution, compliant with the latest JEDEC UFS v3.0 standard. The high-throughput, low-latency DesignWare UFS 3.0 IP solution doubles the bandwidth to 11.6 Gbps per lane for a faster interface between SoCs and storage ICs, compared to UFS 2.1. The power-efficient MIPI M-PHY […]
Verification IP and test suite covers Arm AMBA ACE5 and AXI5
Synopsys, Inc. announced availability of its Verification IP (VIP) and source code Test Suite for Arm AMBA ACE5 (AXI Coherency Extensions) and AXI5. Synopsys has collaborated with Arm to deliver the next-generation ACE5 and AXI5 VIP with increased performance for faster verification closure. AXI5 and ACE5 adds new features for atomic operations to improve the […]
- 1
- 2
- 3
- 4
- Next Page »
